films, we deposited approximately 2.5 μm of LTO, annealed the wafer at 1000°C for 1 hour, and then deposited approximately an additional 2.5 μm thick LTO film. The thickness of the SiO 2 films on Si substrates was directly measured with a Nanospec 210 (Nanometrics Incorporated, Milpitas, CA) interferometer. Patterns in the nickel masking film were transferred into the SiO 2 with an Advanced Oxide Etcher (Surface Technology Systems, PLC, Newport, UK). Before etching HAR structures, we cleaned the etching chamber with an O 2 plasma, and then 'seasoned' the chamber with the etching recipe on a blank Si wafer for 20 minutes [1] . See Table S 
Monte Carlo Simulations of HAR Dielectric Etching
A specific dielectric pore geometry is assumed ( Figure S4 A) while the mask thickness is varied, thus, altering the aspect ratio. First, a bi-modal ion energy distribution function is calculated from the Lieberman model [3] (Figure S4 B) with the following assumptions: The plasma density is 10 13 /cm 3 . The ion temperature is 0.5eV and the mean electron temperature is 6eV, determined from a Maxwell distribution with an isotropic angular distribution. The sheath voltage is V sh = 0.5V rf (1 + sin ω rf t) + V DC , where V rf = 50V, ω rf = 10MHz, and V DC = 10.5V. After particle generation, by randomly sampling the corresponding distributions, particles were tracked using the following equations of motion:
The fourth order Runge Kutta method is used to solve the derivatives. Electric fields were calculated using finite differences on certain particle positions. In the gas phase, the charge density is low, so Laplace's equation can be solved iteratively to update the potentials as more charge accumulates:
Submitted to
In the case of surface collisions, the conjugate gradient method was used to update the potentials. The potentials on the metal were treated as zero, while the potentials on dielectric surfaces were calculated using Gauss's law, which is the function of the surface charge density. 
Electrophysiology Recordings with planar electrodes
The wafer packaging scheme has been previously described [4] . A Multiclamp 700A
was driven by the Multiclamp Commander software and interfaced with pClamp 8 acquisition software using a Digidata 1322A. The recorded data was analyzed with Clampfit 8 software.
The amplifier, digitizer, and software were all purchased from MDS Analytical Technologies CHO cells were used to test seals for the 0.5-2.6 μm deep pores. CHO and RBL cells
were both used to test seals for the 3.0 μm deep pores. RBL cells were used to test seals for 5.0-12 μm deep pores (see Table S3 ). The deepest pores that produced 0% GΩ seals (3 μm deep) pores were with both CHO and RBL cells. All deeper pores were investigated with just RBL cells. Thus, a single cell type was investigated as the pore depth was increased from 3 μm (0% GΩ seals) to >7 μm (78% GΩ seals), which is most important part of the Fig 4B curve. Further, it has been previously demonstrated that CHO and RBL cells have similar GΩ seal yields for a single device design [5] ; hence, the trend of GΩ seal yield vs pore depth ( Fig.   4b ) represents the real influence of pore depth, and not an influence of cell type.
The 0.5 μm and 1.5-5.0 μm deep pores were fabricated in thermally-grown SiO 2 and annealed, LTO films on silicon, respectively, while the 7.6-12 μm deep pores were fabricated in fused quartz (see Table S3 ). A single material (LTO) was investigated through the inflection point in Fig. 4b Figure S1 . High-density plasma etching with a poorly prepared mask. A. SEM image of a poorly prepared Ni mask. B. SEM image of the silicon dioxide via with very rough features after high-density fluorocarbon etching. This demonstrates smoother mask features are required to produce smooth features in dielectrics at the micron scale. The plasma etching parameters were ICP P=700W, RIE P=200W, CHF 3 =33sccm, C 4 F 8 =7, Ar=10sccm, p=10mT, etch time=4 min.
Much more fluorocarbon deposition

A. B.
1μm Figure S2 . Reproducibility of high-density C 4 F 8 plasma etching of HAR structures dependence on ICP Power. A. After a 20 min chamber 'seasoning' with an ICP P = 1400W, we noticed that the temperature meter, attached to the outside of the thick chamber walls can rise greater than 134°C (the chamber heater's thermo-couple set point is 130°C). It has been observed that the loss of fluorocarbon species to the chamber walls is reduced as the wall temperature is increased, resulting in more polymer deposition onto the wafer (Schaepkens et al., 1998) . This makes sense with our data, as we show more fluorocarbon deposition on the wafer with hotter chamber walls. B. After a chamber 'seasoning', we waited 20 min before plasma etching SiO 2 to allow the chamber walls to cool. The amount of fluorocarbon polymer deposited onto the wafer is reduced. Thus, to reproducibly fabricate smooth, HAR structures in oxide, the ICP P must be low enough to maintain a constant chamber wall temperature. The plasma etch parameters for the chamber 'seasoning' and SiO 2 etching above were ICP P = 1400W, RIE P = 150 W, C 4 F 8 = 40sccm, O 2 = 5sccm, pressure = 6mT, etch time = 5 min. The Ni mask and SiO 2 film were 150nm and 3.4μm thick, respectively. The pores imaged above were not cleaned after etching. Figure 3A and with the RIE P=500W. C. SiO 2 pore etched with a 275nm thick Ni mask with the following parameters: RIE P=300W, He=50sccm, time= 10min. The SiO 2 pore was protected a 275nm thick Ni mask, and shows roughness similar to the hole masked with 275nm thick Ni in Figure 3A which was etched with a different plasma chemistry. For all above trials, ICP P=1000W, C 4 F 8 =26sccm, p=8mT. These results show that the trend of oxide sidewall smoothness vs. Ni mask thickness ( Figure 3A) is not result of the specific plasma chemistry, validating the consideration of solely charging phenomena in the Monte Carlo simulations. The potential throughout the dielectric pore is shown for insulating and conducting mask cases at different aspect ratios. The potential within the trench must rise as a function of depth in order to balance the reduced electron current to the bottom of the trench at steady state. This behavior is similar for both the insulating and conducting mask case at AR=0.5. However, the conducting mask case at AR=1.5 shows abrupt behavior at the SiO 2 pore entrance when compared to the insulating mask case. See Figure S5 and text for a further explanation. C. While the potential near the sidewalls at the top of the pore varies drastically for the insulating and conducting mask case at AR=1.5, the potentials down the centerline of the pore are more similar. This phenomenon results in an appreciable SiO 2 etch rate for the conducting mask case even though there are huge retarding electric fields near the dielectric pore opening (see Figure 3C ). The schematics on the right show what direction the axes correspond to in parts A-C. 
